This paper proposes a novel protective relaying technique for multi-terminal HVDC system based on the high frequency components in the current signals received at each end of the DC transmission line. A simple model of a mono-pole, ground return, MTDC system is built in ATP draw using a distributed parameter, frequency dependent overhead line model. For this system, the high frequency content in the current signal directly following a fault (at approximately 0.2 kHz) is shown to vary significantly with fault location but not fault resistance. The protection algorithm is then validated in real time using an RTDS system, where both the ATP primary system model and the MATLAB developed algorithm are demonstrated in a real time context.
Introduction
Recent developments in DC circuit breakers and VSC based converters mean that multi-terminal HVDC is becoming increasingly technically and economically feasible. Multiterminal HVDC (MTDC) has recently been proposed for connecting a large number of offshore wind farms or as a means to transfer solar power from Saharan Africa to major European load centres. It is therefore vital that adequate protection algorithms are developed for such systems.
Conventional protections for HVDC point to point links are travelling wave and voltage derivative with undervoltage and differential protection usually deployed as backup protection [1] . These methods all have various advantages and disadvantages. For example, both voltage derivative and travelling wave protection are based on detection of the initial wave front following a disturbance. This makes them extremely fast, yet beyond a certain threshold, high fault loop impedances will render detection difficult due to the damping of the waves [2] . Differential protection offers high accuracy and simplicity and is therefore quite reliable, but it requires a telecommunications link between the terminals. Undervoltage is effective at detecting high impedance and remote faults that do not trip the main protection and so is often used as secondary or backup protection. Simple overcurrent may also be used on shorter systems, but its application is limited since it does not provide fault location. Impedance based distance protection is limited to one dimension since there is no prefault reactance to measure on a DC line. Variations in fault resistance therefore lead to large errors in distance protection, and it is seldom used without considerable augmentation.
The multi-terminal case introduces an extra layer of complexity into an HVDC system. Following a short circuit fault on a multi-terminal system, large currents will flow on all parts of the system from the converter stations to the fault point, potentially reversing the pre-fault current and power flow in some lines. This sudden change of power flow may cause wider problems on the connected AC system as well as the DC system, so it is vital that the faulted zone is deenergised as quickly as possible, without loss of the healthy parts of the system.
It is important that protection engineers have a number of options and combinations of protection for MTDC systems so that they may hedge the various advantages and eliminate short-comings of individual methods against each other.
One possible method of augmenting existing protections is use of high frequency information generated following a fault. This is different to conventional travelling wave protection since it uses more of the voltage or current time series than just the initial fault wave-front. This paper describes such a method.
The rest of the paper is organised as follows. Sections 2 and 3 describe the ATP test system. Section 4 describes the algorithm. Sections 5 and 6 describe the RTDS simulation and results and Section 6 draws conclusions and suggests further work.
Test system
Large real-world MTDC systems are rare, with only two significant multi-terminal systems existing as of 2012. This paper therefore uses the system proposed in [3] as a test system. This is a four-terminal 500 kV mono-pole ground return HVDC system from California to Wyoming via Utah and Nevada. Its topology is shown in figure 1 . Under normal operation rectifier 1 and 2 feed inverter 3 and 4 via HVDC lines 1 2 and 3, which are 650 km 530 km and 370 km in length respectively. The four terminal DC test system used in this paper A model of this system was built in ATP-draw. The rectifiers and the inverters were modelled as ideal 500 kV DC voltage sources behind an impedance to simulate the short-circuit capacity at that point in the system. Although in practice, the post fault behaviour will be heavily influenced by the power electronics in the converters and their control loops, this simplification was made since it allows for isolated study of high frequency transients present in DC overhead lines. It is also somewhat justified since following a fault, all the converter stations will act like rectifiers, feeding the short circuit. The effect of detailed modelling of the converter stations on this protection technique will be investigated later publications.
The transmission line was a mono-pole ground return assembly modelled as a single phase line using the J-Marti model in ATP-draw. Reference [4] demonstrates the importance of a frequency dependent line model in HVDC line protection studies. All lines were assumed to have the same parameters, with the only variation being length. Full detailed system parameters are included in the appendix. Extensive short circuit fault studies were conducted on this test system. This involved splitting one line into separate subsections and grounding the line with a switch through a purely resistive fixed fault impedance. The ATP draw test system can be seen in figure 2.
Preliminary Studies
Short circuit studies were conducted at various line locations and with various fault resistances on line 1. These were at 10%, 20%, 50%, 80% and 90% of the line length and with fault resistances of 0 2 , 10 , 20 , 50 and 100 Studies showed that the fault current decreases at an increasing distance away from the fault point. This is due to the increasing resistance between the measuring point and the fault. The relative fault current level at different buses can be used to determine on which line the fault exists. Since the relative levels are independent of fault resistance this is robust to variations in this parameter.
The current signals were decomposed into their timedependent constituent frequencies using the short-time Fourier transform and analysed. The Discrete Fourier Transform is described by (1) Where p is the index of the vector y and j is the index of vector x. Both p and j run from 0 to n-1. If x is a continuously sampled discrete time series or space vector, y is defined as the frequencies within such a signal between DC and the sampling rate Fs. In the Short time Fourier transform (STFT) the original time series is windowed and then subjected to the DFT. The windowing function used in this work was the Hann window, described by (2)
This process was repeated once per sample with the windowing function being moved one sample further in the time series for each successive sample. This process yields a three dimensional signal which varies with magnitude in both frequency and time. The ATP simulation step size was 1x10 -5 s corresponding to a sampling frequency, Fs, of 100 kHz. This was then exported to MATLAB and down sampled by a factor of one hundred to 1 kHz. The window length was 64 samples yielding 64 frequency bands 15.63 Hz wide.
Extensive studies showed that for this system, the magnitude of frequency band 13, located at 189 -203 Hz, varied significantly with location but not with fault resistance. Figure 4 shows how fault impedance affected the frequencies at a fault location on line 1 at 10% distance from rectifier 1. It can be seen that only at 50 and 100 the magnitude is significantly attenuated by approximately 22% and 40% respectively.
In contrast, figure 5 shows how the magnitude of the 13 th frequency band varied with fault distance at fixed fault impedance of 2
Measurements were made at each end of line 1. The relationship of the magnitude with fault distance is non-linear. The peak magnitudes of this frequency band were slightly affected by changing fault resistance, but it's proportionality to the magnitude of the current at the opposite bus was not, suggesting that a fault location algorithm could be based on this ratio.
Basis of protection algorithm
On the basis of the relationship shown in figure 5 , equations (3) and (4) 
Real time implementation
The RTDS is a hardware platform for simulating electric power systems at high bandwidth in real time. The base time step of the simulation is 50 s, and the manufacturers specify an accuracy of up to 3 kHz. The RTDS can simulate primary and secondary system of arbitrary topology, where the complexity is only limited by the number of processors in the particular RTDS system.
The MTDC test system in section 3 and logic circuits to implement the algorithm in section 4 were built on an RTDS system. Use of the software to harness the RTDS is comprised of two main stages. First, the user designs a power system and secondary system in the DRAFT sub-application. This is then compiled and run in real time in the RUNTIME application. The draft and runtime stages for the MTDC test system are shown in figures 6 and 7 respectively. The protection logic is contained within several subsystems. One simulation run is shown in figure 7 . In this case, the algorithm fault location is identified as at 83% of the line length, which is 7 % lower than its true value of 90%. After a brief settling period, the fault location is obtained around 20 ms after the fault inception.
In contrast to the ATP model, the fault model used in the real time simulation was a more realistic primary arc model with only the nominal arc fault resistance specified, to simulate a realistic short circuit line to ground arcing fault. More information about the arc model can be found in [5] . 
Real time results
The algorithm was tested for five fault locations along line 1, namely 10%, 30%, 50%, 70% and 90% of the line length. Each location was tested for six nominal fault resistances of 0.1 , 1 and Each set of fault conditions was tested three times. Results are presented in Table 1 .
It can be seen that the average error in the algorithm is always less than approximately 10% for all fault impedances, and for the majority of the fault resistances less than 5%. The algorithm performs less well in the centre of the line and at high fault resistances. This is identified as an area for further improvement.
Conclusion
A fault location based protection scheme for a MTDC system has been researched in ATP-draw and validated in real time using an RTDS. Further work is required to improve the accuracy of the algorithm and to determine its robustness for different system topologies and in the presence of accurate models of the converter stations.
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